Accelerator-on-a-chip
نویسندگان
چکیده
منابع مشابه
A Chip MultiProcessor Accelerator for Video Decoding
In this paper we propose architectural enhancements to specialize the Cell SPU for video decoding. Through thorough analysis of the H.264 video decoding kernels we identify the execution bottlenecks among which are matrix transposition, scalar operations, and lack of saturating arithmetic. Based on these bottlenecks we propose ISA extensions that speed up the execution. The speedup achieved on ...
متن کاملMaster Interface for On-chip Hardware Accelerator Burst Communications
We explain a systematic way of interfacing data-flow hardware accelerators (IP) for their integration in a system on chip. We abstract the communication behaviour of the data flow IP so as to provide basis for an interface generator. Then we measure the throughput obtained for different architectures of the interface mechanism by a cycle accurate bit accurate simulation of a SoC integrating a d...
متن کاملOn-Chip CNN Accelerator for Image Super-Resolution
To implement convolutional neural networks (CNN) in hardware, the state-of-the-art CNN accelerators pipeline computation and data transfer stages using an off-chip memory and simultaneously execute them on the same timeline. However, since a large amount of feature maps generated during the operation should be transmitted to the off-chip memory, the pipeline stage length is determined by the of...
متن کاملDesign of On-chip Power Transport and Coupling Components for a Silicon Woodpile Accelerator*
Z. Wu, C. Ng, C. McGuinness and E. Colby, SLAC, Menlo Park, CA 94025, U.S.A. Abstract Three-dimensional woodpile photonic bandgap (PBG) waveguide enables high-gradient and efficient laser driven acceleration, while various accelerator components, including laser couplers, power transmission lines, woodpile accelerating and focusing waveguides, and energy recycling resonators, can be potentially...
متن کاملA Parameterized On-Chip-Bus-Compliant FDWT/IDWT Accelerator IP Generator*
We propose a software tool for automatic generation of hardware accelerators for performing Discrete Wavelet Transform (DWT) with user-specified coefficient parameters. In addition to (5, 3) and (9, 7) DWT filters adopted by the next generation JPEG2000 image compression standard, other useful filters such as (9, 3), (6, 10), and (2, 2) can also be generated. The generated hardware IPs can perf...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Materials Today
سال: 2013
ISSN: 1369-7021
DOI: 10.1016/j.mattod.2013.11.010